CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Evaluation of IDEALSmile for 90 nm FLASH Memory Contact Holes Imaging with ArF Scanner

Click to Download
pdf logo
Mentor Graphics Technical Library
May 10, 2004
 

Junji Iwasa, Kenji Saitoh, Kenji Yamazoe, and Yasuo Hasegawa, O. Toublan, Annalisa Pepe, Gianfranco Capetti, Marco Lupo, Pietro Cantu, and Sara Loi
Canon, Mentor Graphics, and STMicroelectronics

According to sizes dictated by ITRS roadmap, contact holes are one of the most challenging features to be printed in the semiconductor manufacturing process. The development of 90 nm technology NOR FLASH memories requires a robust solution for printing contact holes down to 100 nm on 200 nm pitch. The delay of NGL development, as well as open issues related to 157 nm scanner introduction, pushes the industry to find a solution for printing such tight features using existing ArF scanner. IDEALSmile (Innovative Double Effective source Aided Lithography with Single Mask Implemented Lithographic Enhancement) technology from Canon was proven to be a good candidate for achieving such high resolution with sufficiently large through pitch process window using a binary mask, relatively cheap and simple to be manufactured, modified illumination, single exposure, without any negative impact on throughput and no increase of cost of ownership. This paper analyses main issues related to the introduction of this new resolution enhancement technology on a real FLASH memory device, highlighting advantages as well as known problems still under investigation.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Mentor Graphics
STMicroelectronics
   

TECH PAPER
1. An Integrated Tool Flow Supporting FPGA Prototyping and Debug

TECH PAPER
2. Using Strong Types in Your SystemVerilog Design and Verification