CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web



 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
Hybrid Optimization: A New Dimension in Performance Improvement for Digital ICs

Click to Download
pdf logo
OpenAccess Conference Paper
213 KB (6 pages)
April 6, 2004
 

Debashis Bhattacharya
Zenasis Technologies

ZenTime employs the hybrid optimization methodology of simultaneously optimizing a design at gate, transistor and physical levels of abstractions, to achieve large performance gains late in the design cycle. This technique combines key benefits of transistor-level optimization with the power of existing synthesis-oriented, highly automated design flows. From its inception, ZenTime has embraced open interfaces for its input/output, and works in a seamless manner with existing design tools and flows. The adoption of open interfaces has been instrumental in ensuring interface robustness, and in encouraging designer adoption of the hybrid optimization methodology. Results for several representative designs are presented, which clearly demonstrate the ability of designers to leverage ZenTime's capabilities within their existing flows using standard open interfaces.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

Silicon Integration Initiative (Si2)
Zenasis Technologies
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction