CMP - United Business Media TechOnline
All Articles Products Courses Papers VirtuaLabs Webinars Web
 
LoginRegister
      TechOnline > Electronics Company Directory > Technical Paper
Technical Papers
HyperTransport Technology: Simplifying System Design

Click to Download
pdf logo
White Paper
1476 KB
 

Sean Cleveland, Scott Swanstrom, and Chris Neuts
AMD

The HyperTransport technology I/O link is a narrow, high speed, low power I/O bus that has been designed to meet the requirements of the embedded markets, the desktop, workstation, and server markets, and networking and communications markets. HyperTransport technology links are capable of extremely fast signaling with clock speeds of up to 800 MHz, and Double Data Rate (DDR) memory signaling, to provide an effective throughput of 1.6 gigatransfers per pin-pair on a 32-bit link. The result is a maximum aggregate throughput of 12.8 gigabytes per second, per link. This paper focuses on the benefits that HyperTransport technology gives system designers and the advanced capabilities that HyperTransport technology offers.

 
Rate this paper
WORSE | BETTER
1 2 3 4 5

submit a paper
Follow Tech Papers

AMD
HyperTransport Technology
   

TECH PAPER
1. Use Rowley CrossWorks and the MAXQ3120 Evaluation Kit to Create a Light Meter Application

TECH PAPER
2. System ACE Configuration Solution for Xilinx FPGAs

TECH PAPER
3. Interface Products Design Guide

TECH PAPER
4. Maintaining Data/Clock Synchronization with Spread-Spectrum EMI Reduction