|
DESCRIPTION
This course provides an overview of the bus state controller and the data transfer controller on SH-2 and SH-2A families of 32-bit RISC microcontrollers, members of the SuperH series.
PREREQUISITES
None
INTENDED AUDIENCE
Engineers
ESTIMATED TIME 40 min.
AUTHOR
|