Design Con 2015
Welcome Guest Log In | Register

Addressing the Challenges of Designing an AMBA®-based SoC with a PCI Express® Interface

Original Air Date: Oct 20, 2011 | Duration: 60 minutes Webinar
0 0
0 0 View


    Please disable any pop-up blockers for proper viewing of this webinar.

More Info Less Info

Overview:
Designing SoCs with PCI Express® (PCIe) connected to an AMBA AHB/AXI™ bus can present a number of challenges for designers including:

  • Bridging between the AMBA and PCIe Protocol
  • Mapping the address space in the AMBA system to the PCIe address space
  • Addressing error conditions between the PCIe and AMBA buses
  • Getting the best performance from your PCIe to AMBA Bridge using an embedded DMA
  • Managing the speed increases of PCIe 3.0/2.0/1.0 on the AMBA Bridge
This webinar will discuss trade-offs and implementation options to solve these challenges based on case studies and lessons learned during IP development.

What the registrants will learn by attending the webinar
  • What issues have to be dealt with when bridging between the AMBA and PCIe Protocols
  • How to map the address spaces between an AMBA system into the PCIe address space
  • How to deal with error conditions between the PCIe and AMBA buses
  • How to use an embedded DMA to get the best performance from your PCIe to AMBA Bridge
  • How to manage the speed increases of PCIe 3.0, 2.0/1.0 on the AMBA Bridge
Estimated length: 50 minutes, 10 minutes Q&A

Who should attend:
This webinar is targeted at designers who want to understand the challenges associated with that are developing SoCs with an AMBA AHB/AXI bus and a PCI Express interface.

Presenter:
Frank Kavanagh, Senior Engineering Manager, DesignWare Digital Controllers for PCI Express, Synopsys
Frank Kavanagh is the senior engineering manager for the DesignWare Digital Controllers for PCI Express. He joined Synopsys in May 2001 as an R&D manager for the DesignWare Library's AMBA product line and has worked on both AXI and AHB system-on-chip infrastructure. From there Frank moved to manage the DesignWare DDR protocol and memory controller digital cores and was the project lead for DDR testchips. Before joining Synopsys, Frank worked in Partus developing SoC reference designs for the Bluetooth market. Frank holds a masters degree in microelectronics majoring in microwave IC design from University College Cork.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page