Design Con 2015
Welcome Guest Log In | Register

High Throughput GSPS Signal Processing Using Synthesizable IP Cores

Authored on: Jan 1, 2014 by Sunil Ashtaputre, Baijayanta Ray

Technical Paper

0 0
More InfoLess Info
This white paper illustrates how parallel processing synthesizable IP cores available in Synphony Model Compiler enable Giga Samples Per Second (GSPS) throughput on FPGAs, and efficient area/power trade-offs for ASIC targets. In particular, we demonstrate how Parallel FFT, FIR, and CIC blocks enable users to scale throughput beyond achievable clock frequencies, and/or reduce power with sub-linear increases in area.
View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page