datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Timing Challenges for SoC Integration of ADC

Authored on: Sep 26, 2013 by Gourav Kapoor et al

Technical Paper

0 0
More InfoLess Info
As the technology node is shrinking, the timing closure challenges across PVT corners are becoming more and more difficult. This challenge accentuates even more for analog-digital interfaces like ADC for which we need to meet many such timing requirements which are not standardized. This paper talks about some specific timing requirements, timing closure challenges and mitigation techniques experienced by the designers in some recent SoCs involving ADC. However, these design considerations may be applicable to other similar analog-digital interfaces as well and would help SoC Engineer in timely and error free implementation and timing signoff.
View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page