Welcome Guest Log In | Register

Scaling ADC Architectures for Mobile & Multimedia SoCs at 28-nm & Beyond

Authored on: Jul 1, 2013 by Carlos Azeredo-Leme et al

Technical Paper

0
More InfoLess Info
This white paper compares the attributes of common ADC architectures, including the Successive Approximation Register (SAR)-based architecture, for use in medium- and high-speed 28-nm ADCs. It describes advantages of the SAR-based architecture that reduce power consumption and area usage for mobile and multimedia SoCs. Finally, it presents the DesignWare SAR-based ADC family for 28-nm and explains how it benefits from advanced process nodes through adherence to the area and power scaling paradigms of digital circuitry.
View
 

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page