Design Con 2015
Welcome Guest Log In | Register

Addressing the Complexity of "Smart" Devices Through Low Power Hierarchical Design

Authored on: Jun 1, 2013 by Chad Gamble, Terry O'Brien

Technical Paper

0 0
More InfoLess Info
This paper will describe methodologies and flow automation for creating successful low power hierarchical designs. Specifically, this paper will demonstrate the use of UPF-based methodologies to implement and analyze a low power hierarchical design with bottom-up and top-down flows. The content draws on features of Synopsys' Galaxy Implementation Platform tools and the Lynx Design System, as well as the experience of design consultants in Synopsys Professional Services who have applied these techniques to multiple leading edge SoC design projects.
View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page