Analysis of Floating-point DSP Design Flow and Performance on Altera 28-nm FPGAs (Chinese version)
More InfoLess Info
This paper is a Chinese translation of an independent analysis of Altera's floating-point DSP design flow. BDTI's objective was to assess the performance that can be obtained on Altera FPGAs for demanding floating-point DSP applications, and to evaluate the ease-of-use of Altera's floating-point DSP design flow.
Please disable any pop-up blockers for proper viewing of this paper.