datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Clock Tree Design Considerations

Authored on: Oct 28, 2012

Technical Paper

0 1
More InfoLess Info
Hardware design in high-performance applications is becoming increasingly complex as systems integrate more functionality and require ever-increasing levels of performance. This trend extends to the board-level clock tree that provides reference timing for the system. A "one size fits all" strategy does not apply when it comes to clock tree design. Optimizing the clock tree to meet both performance and cost requirements depends on a number of factors, including the system architecture, IC timing requirements (frequencies, signal formats, etc.) and the jitter requirements of the end application. Read this white paper to learn how to optimize clock tree design.

Please disable any pop-up blockers for proper viewing of this paper.

1 comment
write a comment

No Avatar

fcmxv Posted Nov 5, 2012

Good article, interesting and didactical explanation.

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page