datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Early Stage Decap Estimation for SoCs

Authored on: Oct 15, 2012 by Rahul Saxena et al

Technical Paper

0 0
More InfoLess Info
The on-chip decap required by a chip can be calculated at two stages of design:

  • Early Stage: Early in the design cycle based on initial power estimation
  • Advance Stage: At the post route stage using real design data like VCD, SPEF. Early stage analysis shows an empirical estimate of decap requirement which helps us to ensure sufficient amount of on-chip decap and impact on die area.

This paper proposes the methodology to calculate the required on-chip decap value at early stage of the design.

Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page