ESC Con 2015
Welcome Guest Log In | Register

Designing with FinFETs: The Opportunities and the Challenges

Authored on: Sep 1, 2012 by Jamil Kawa

Technical Paper

0 0
More InfoLess Info
With the help of double-patterning and other advanced lithography techniques, CMOS technology continues to scale to 20-nanometer and beyond. Yet, because of their superior attributes, FinFETs are replacing planar CMOS technology as the device technology of choice at these advanced nodes. In particular, FinFETs demonstrate better results in the areas of performance, leakage and dynamic power, intra-die variability, and retention voltage for SRAMs. While a superficial view of the custom design flow might suggest the transition from planar FET to FinFET will be seamless and transparent to the designer, the impact of the FinFET device on the design flow can be quite significant.
View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page