How to test high-speed memory with non-intrusive embedded instruments
More InfoLess Info
This white paper explains how non-intrusive software-driven embedded instruments can overcome many of the challenges of testing, validating and debugging high-speed memory buses such the DDR 3 or DDR4 (DDR3/4) buses, and others. The paper also describes the engineering tradeoffs involved with several non-intrusive test methods, including processor-controlled test (PCT), FPGA-controlled test (FCT), memory built-in self test (MBIST), boundary-scan test (BST) and functional test.
Please disable any pop-up blockers for proper viewing of this paper.