datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

SoC Efficient Simulation Using Dynamic Power Management

Authored on: Jul 9, 2012 by Benny Michalovich et al

Technical Paper

0 0
More InfoLess Info
The simulation stage on a large model can produce a database comprised of thousands of files containing logs, waveforms and other products of the environment. These products also increase in number and size as the SoC becomes more complex and contains more and more features. The reduction of simulation time and size, even by a fraction per stimulus, has often a direct effect on the efforts and costs of development and their reduction often prove difficult. The DUT that activates only the relevant IPs required for a specific test case currently running reduces the simulation time and costs.
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page