datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

Architecture Optimization for Low Cost, Low Power Design Solutions

Authored on: May 1, 2012

Technical Paper

0 0
More InfoLess Info
Architecture optimization is a relatively inexpensive method for silicon device cost and power reduction. In many cases a combination of different methods of architecture optimization, such as data flow optimization, algorithm characteristics optimization or/and algebraic optimization can yield 2x to 8x cost and power consumption reduction. Semiconductor companies and their customers will be well advised to take advantage of these inexpensive techniques.
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page