datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

An Overview of Methods for Increased Gate Level Compilation Efficiency

Authored on: Apr 8, 2012 by Benny Michalovich et al

Technical Paper

0 0
More InfoLess Info
The compilation effort for gate level simulations becomes more complicated as design size increase. If the testbench is compiled alongside the design, this means every change in stimuli or testing environment requires re-compilation and a loss of valuable time and resources, complicating the development stage. There are several solutions to this problem, separate compile, the use of small sub environments and the use of master stimulus as will be described in this paper.

Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page