datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Reducing CPU Loading through Data Buffering of ADCs Using DMA

Authored on: Mar 1, 2012 by Anu M D, Anup Mohan

Technical Paper

0 1
More InfoLess Info
Many embedded applications need to buffer large amounts of data from the ADC. However, the higher the sampling frequency, the greater the load on the CPU. Direct Memory Access (DMA) technology enables developers to perform data buffering of ADCs without CPU intervention, thus freeing the CPU to perform other tasks simultaneously. This paper will describe how to utilize the DMA controller in PSoC 3 and PSoC mixed-signal SoCs to buffer 8-, 16-, and 20-bit Delta Sigma ADC data, including how to overcome issues that arise when the DMA spoke width is less than the actual data width.

Please disable any pop-up blockers for proper viewing of this paper.

1 comment
write a comment

Dr DSP Posted May 11, 2012

This is a good feature for PSoC devices- one that reveal MCU families don't do well. The best use of DMA is in Halt mode when the CPU can be shut off, but ADC results can be automatically transferred via DMA. Renesas RL78, for example, can do this. Are there other power efficient MCUs that do this as well?

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page