datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Multiple Clock Domain Design: Reference Checking Mechanism in Simulation-Based Verification

Authored on: Oct 13, 2011 by Sidhesh Patel, Nitin Kabra

Technical Paper

0 0
More InfoLess Info
The number of clock domains on System-On-Chip (SoC) is demanding enhanced performance and power, and for supporting the interfaces working at different frequencies. The synchronizer logic is used to synchronize the signal traversing from one clock domain to another clock domain. Verification of such designs also imposes challenges. In the simulation-based functional verification, checkers are implemented in the testbench to verify if the performance of Design Under Test (DUT) complies with the design specification. This paper presents the challenges of implementing a semi-cycle accurate reference checking mechanism in the simulation based verification, and proposes a solution to overcome it.
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page