This paper describes the methodology of effectively using C++ Models in the SystemVerilog test bench to get the higher verification coverage. This also gives a solution of overcoming the existing limitations arises because of using C++ test cases for RTL design verification.
LSI is a provider of innovative silicon, systems and software technologies that enable products to bring people, information and digital content together. They offer a services luding custom and... Read More
Technical Paper
0
0
Download to Print
Add to bookmarks
0 comments
write a comment