datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Electrical Verification of DDR Memory

Authored on: Jul 22, 2011

Technical Paper / Application Note

0 0
More InfoLess Info
With the ever increasing DDR SDRAM Clock Frequencies and Signal Edge Rates, signal integrity and bus state verification techniques are increasingly important for DDR Memory design success. This application note focuses on techniques for triggering and decode of the command bus and isolating read/write signals, as well as on a variety of memory signal integrity measurements.
View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page