datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Automated FPGA to ASIC Conversion with Zero NRE

Authored on: Feb 9, 2011 by Gal Gilat

Technical Paper

0 1
More InfoLess Info
FPGA design suits a fast time-to-market product, while its chip cost is high. ASIC design or traditional FPGA to ASIC design involve high resources cost, while the chip cost is low. FPGA cost overheads are tackled by addressing three aspects: redundant die area, pricing of various fab process and production material. Mainly, there are two FPGA to ASIC solutions: traditional full RTL flow to standard-cell ASIC and to Structured ASIC. KaiSemi presents a third solution: an automated conversion flow to standard-cell ASIC. The paper analyzes the risks, complexity, lead-times and costs involved with FPGA and FPGA-to-ASIC conversion options.

Please disable any pop-up blockers for proper viewing of this paper.

1 comment
write a comment

No Avatar

tory Posted Feb 21, 2011

FPGA design suits a fast time-to-market product, while its chip cost is high. ASIC design or traditional FPGA to ASIC design involve high resources cost, while the chip cost is low. but its not enough to know about all these things. http://www.cellhub.com/t-mobile-cell-phones/samsung-galaxy-s-4g-black.html Samsung Galaxy S 4G

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page