datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

Authored on: Jan 21, 2011 by Kent Orthner

Technical Paper

0 1
More InfoLess Info
NoC interconnect architectures provide a number of significant advantages over traditional, non-NoC interconnects, such as allowing independent layer design and optimization. Altera's Qsys system integration tool, included with the Quartus II software, generates a flexible FPGA-optimized NoC implementation automatically, based on the requirements of the application. This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.

Please disable any pop-up blockers for proper viewing of this paper.

1 comment
write a comment

Dr DSP Posted Jan 26, 2011

I like this approach. If we can get most IP set-up to use a common interconnect thats a step above the typical bus interface we might be able to finally move up the design hierarchy..

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page