Guidelines for Constraint Random Verification
More InfoLess Info
System on Chip (SoC) is getting more and more complex as demand is to put more functionality in single chip. Likewise, SoC verification is also getting complex, as the number of scenarios to verify grows equally or sometimes multiplicatively. Writing directed test for each scenario to cover all possible combination and cross combinations is very difficult or rather impractical as per today's time to market requirement. This article lists some guidelines to make constraint random verification strategy more successful.
Please disable any pop-up blockers for proper viewing of this paper.