datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Power and Performance Optimizations in High-Performance Multi-Core DSPs

Authored on: Jan 1, 2008

Technical Paper

0 0
More InfoLess Info
Very high-performance multi-core DSPs are increasingly used in telecommunications access, edge and infrastructure equipment to process voice, video and radio signals. Flexible, adaptable and field programmable DSPs typically consume more power and area than their less nimble counterparts. If we can design a high-performance DSP that is sufficiently power-efficient, we will have the ideal solution for these target applications. A better understanding of power dissipation is required. What is alarming is the power crisis that arises in CMOS technology in 90nm and below. This paper discusses various design techniques that can be used to alleviate and circumvent that power crisis.

Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page