RTL and gate-level Simulation is one of the oldest verification methods available in digital circuit design and maintains the status of the most popular and most reliable way of checking quality of your designs. This white paper uncovers key reasons why simulation is an important part of the design flow and shows most important features of modern simulators using Aldec Riviera-PRO.
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in
Electronic Design Verification and offers a patented technology suite
including: RTL Design, RTL Simulators,... Read More
Technical Paper
0
0
Download to Print
Add to bookmarks
0 comments
write a comment