datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

To Interleave, or Not to Interleave: That is the Question

Authored on: Dec 7, 2006 by Patrick Carrier

Technical Paper

0 0
More InfoLess Info

With the emergence of multi-gigabit-persecond SERDES bus architectures such as PCI Express, Xilinx RocketIO technology has become a vital part of FPGA designs. But accompanying these faster buses is a resurgence of an old design problem: crosstalk. The source of concern is similar to what occurs in buses like PCI and PCI-X: a large number of signals all need to go to the same place, from the FPGA to a connector or to another chip.

Reprinted with permission from Xcell Journal / Third Quarter 2006. Article © Xcell Journal.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page