Shorter Verification Cycles at Lucent Technologies
More InfoLess Info
We still use HDL simulation in our projects here at Lucent, but ChipScope Pro tools have now become a vital part of our design and verification cycle, for all of our projects. This article explains that by catching problems in real time in the lab and by taking advantage of the reprogrammability of FPGAs, we are able to turnaround design problems in a matter of hours and get more out of our project time.
Reprinted with permission from Xcell Journal / Fourth Quarter 2005. Article © Xcell Journal.
Please disable any pop-up blockers for proper viewing of this paper.