Electronic System Level (ESL) Design using VaST tool
This paper discusses Electronic System Level (ESL) design and the methodologies and the tools associated with it. ESL design and verification is an emerging electronic design methodology that focuses on the higher abstraction level. The basic essence is to model the behavior of the entire system using a high-level language such as C, C++, SystemC or SystemC TLM-2.0. ESL is evolving into a set of methodologies that enable embedded system design, hardware verification, debugging through to the hardware and software implementation of custom SoC, and Architecture and Performance analysis as well.
Please disable any pop-up blockers for proper viewing of this paper.