datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

Optimizing Memory Bandwidth in Complex SoCs

Authored on: Feb 1, 2010 by Drew Wingard

Technical Paper

0 0
More InfoLess Info
High-end System-on-Chip (SoC) architectures consist of tens of processing engines. These processing engines have varied traffic profiles consisting of priority traffic requiring that the latency of the traffic is minimized, controlled bandwidth traffic that requires low service jitter on the throughput, and best effort traffic that can tolerate highly variable service. This paper discusses the trade-off between multi-threaded non-blocking (MTNB) flow-control and single threaded tag (STT) based flow-control in the realm of Open Core Protocol (OCP) specifications. Sonics argues that the non-blocking multi-threaded flow-control protocol is more suitable for latency minimization of the priority traffic and jitter minimization of controlled bandwidth traffic, when compared with a single threaded tag (STT) based protocol.
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page