datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Where Should I Use Formal Functional Verification?

Authored on: Sep 12, 2008 by Lawrence Loh

Technical Paper

0 0
More InfoLess Info

Formal functional verification has gained popularity in the ASIC design and verification community because it can improve overall confidence and productivity. However, to optimize the value of this technology, it is important to select the most applicable areas or blocks within an ASIC or SoC. Recommendations put forth in the past simply have not kept pace with the latest innovations in formal technologies. As a result, this has significantly affected the applicability of formal functional verification.

This paper describes the innovations in formal technologies and methodology that benefit formal functional verification. It details how and why to apply this for the highest return.

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page