datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

ISSCC 2009: A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors

Authored on: Feb 10, 2009 by Hideaki Saito et al

Technical Paper

0 0
More InfoLess Info

Advanced SoC chips used in multimedia devices such as mobile phones have a number of dedicated functional IP cores, including 3D graphics and video codec, and require local memories with high bit density. Each IP core is connected to closely positioned local memories for fast access and wide bandwidth. The simultaneous operation of all of IP cores on a chip is an extremely rare situation and we anticipate that future integration of more IP cores onto a chip will increase the average number of sleeping IP cores at any given time. Therefore, current chip architectures that allocate local memories to individual IP cores will become increasingly inefficient in thier use of memory resources. In contrast to this, is the use of an off-chip external memory shared by a number of IP cores.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page