datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Concurrent Optimization: Rethinking Timing Optimization to Target Clocks and Logic at the Same Time

Authored on: Mar 26, 2009 by Paul Cunninghamen, Marc Swinnen and Steev Wilcox

Technical Paper

0 0
More InfoLess Info

This paper begins with a brief overview of some basic concepts in clock based design, and a brief overview of the traditional role of CTS within digital design flows. It then explains why and by how much design timing is diverging around CTS. The concept of clock concurrent optimization is then introduced and its key defining features outlined. The paper concludes with a summary of the key benefits of clock concurrent optimization and an explanation of why it comprehensively addresses the divergence in design timing around CTS.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page