datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Top-Down SoC Floor Planning with Re-Use

Authored on: May 27, 2008

Technical Paper

0 0
More InfoLess Info

As the number of transistors doubles almost every two years, the ability to use a flat approach for full chip floorplanning is hindered by the capacity limitation of current electronic design automation (EDA) tools—even though the EDA tools have expanded their capacity.

In this paper, we will show a top-down hierarchical chip floorplaning methodology for a large system-on-chip (SoC) allowing the reuse of blocks in the same chip, as well as in different chips. We will show how the same hierarchical approach is applicable to smaller chips accelerating design closure.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page