datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Structured ASICs—A Risk Management Tool

Authored on: Jan 11, 2007 by Peter Woo

Technical Paper

0 0
More InfoLess Info

Exorbitant and growing ASIC mask costs require customers to engage in extensive and expensive verification. Designers can expect a full 90 nm mask set to cost $1M, but this is only a small portion of the estimated ~$25M development cost of an ASIC. About half of the overall ~$25M is devoted to verification tools and engineering intended to increase the likelihood that silicon "works right, first time" and to avoid spending an indeterminate amount of time on analysis and money on masks. Unfortunately a majority of ASIC designs today require respins.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page