High Performance FPGA Designs
This paper shares the Guidelines/Tips for writing High Performance FPGA designs. It also shares the authors experiences of designing High Performance DDR2 Controller IP. The paper covers all aspects of FPGA designs starting with RTL coding, Map and Place & Route.
Please disable any pop-up blockers for proper viewing of this paper.