datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

High Performance FPGA Designs

Authored on: Nov 16, 2006 by Kartik Subramanian Iyer and Nusrat Ali

Technical Paper

0 0
More InfoLess Info

This paper shares the Guidelines/Tips for writing High Performance FPGA designs. It also shares the authors experiences of designing High Performance DDR2 Controller IP. The paper covers all aspects of FPGA designs starting with RTL coding, Map and Place & Route.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page