datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Introduction to Random Test Generation for Processor Verification

Authored on: Jul 16, 2003 by E.A. Poe

Technical Paper

0 0
More InfoLess Info
Random Test Generation is commonly used for functional verification of semiconductor design. In this paper, the discussion is limited to processor verification while defining terminology and concepts relating to random test generation. Recent papers claim to have implemented a random test generator in a few weeks, whereas, experts in the field have spent millions. Random test generators can be implemented by one person in a few weeks, or can be implemented by a team over many years. If we assume both development teams are competent, then the papers must be presenting significantly different levels of random test generation capability. This paper's goal is to provide a framework for comparing differing capabilities.

For more information on Random Test Generation, visit Obsidian Software's Web site.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page