datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Hybrid Optimization: A New Dimension in Performance Improvement for Digital ICs

Authored on: Apr 8, 2004 by Debashis Bhattacharya

Technical Paper / Conference Paper

0 0
More InfoLess Info
ZenTime employs the hybrid optimization methodology of simultaneously optimizing a design at gate, transistor and physical levels of abstractions, to achieve large performance gains late in the design cycle. This technique combines key benefits of transistor-level optimization with the power of existing synthesis-oriented, highly automated design flows. From its inception, ZenTime has embraced open interfaces for its input/output, and works in a seamless manner with existing design tools and flows. The adoption of open interfaces has been instrumental in ensuring interface robustness, and in encouraging designer adoption of the hybrid optimization methodology. Results for several representative designs are presented, which clearly demonstrate the ability of designers to leverage ZenTime's capabilities within their existing flows using standard open interfaces.

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page