Reed Solomon Codec System Design and Simulation
More InfoLess Info
This paper will describe the selection of Reed Solomon codes for applications where very high data integrity is required. The performance of Reed Solomon codes for these applications will be examined, and tradeoffs, both in code performance and hardware implementation will be studied. Using parameterized core generation, several Reed Solomon cores will be synthesized and simulated using programmable logic tools.
Please disable any pop-up blockers for proper viewing of this paper.