datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Verify and Debug DDR2 Memory Systems

Authored on: Sep 8, 2008 by David Haworth

Technical Paper

0 0
More InfoLess Info

DDR2 SDRAMs are the next generation of memories that will be used in future embedded designs, and they are implemented using fast edges, high clock frequencies and low voltages that require careful verification and testing to ensure reliable memory system operation. This paper presents effective ways to validate and to debug your DDR and DDR2 memory in embedded systems designs.

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page