datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Tips for Designing Complex FPGAs

Authored on: Jul 23, 2004 by Salil Raje

Technical Paper

0 0
More InfoLess Info
Field Programmable Gate Arrays (FPGAs) are becoming more attractive than Application Specific Integrated Circuits (ASICs) to design teams developing nextgeneration electronic products. That's due to a variety of reasons including their increased gate counts, versatility, and lower development and manufacturing costs. FPGA devices are now being fabricated in advanced, ultra-deep submicron technology with multi-million gate capacity, and clock speeds approaching 400 MHz. With these larger, more complex FPGAs come new design challenges, including problems associated with interconnect delay. In this article, Salil provides tips for FPGA design.

Reprinted with permission from Embedded Computing Design/Spring 2004. Article © OpenSystems Publishing.

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page