datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Designing In and Qualifying DDR1 and DDR2 Memory Modules: Increasing Complexities and Concerns

Authored on: Mar 1, 2004 by Arthur Sainio

Technical Paper

0 0
More InfoLess Info
Designing in and qualifying highspeed DDR1 (Double Data Rate) memory modules has been a significant challenge for many OEMs. With memory and I/O speeds running up to 333 MHz, critical timing specifications and design parameters need to be met to keep the entire system in balance. As the early 2004 launch of second-generation DDR2 technology approaches, engineers also need to be skilled design implementers to ensure efficient, cost-effective products.

Reprinted with permission from CompactPCI Systems / January 2004. Article © OpenSystems Publishing.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page