datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

Using a DSP-FPGA Architecture with PowerPC Cores for High-density Packetized Voice (VoIP/VoN) Processing Applications

Authored on: Oct 28, 2004 by Louis N. Belanger

Technical Paper

0 0
More InfoLess Info
Hybrid DSP/FPGA/RISC architectures can be very effective for high-performance Voice-over-Network (VoN), or VoIP processing applications. DSP capabilities in newer FPGA devices allow for the signal processing to be partitioned and balanced between the DSP and the FPGA. Moreover, new capabilities in Xilinx's Virtex-II Pro FPGA platform, such as PowerPC cores, can be used to include the protocol layer and network interface in the FPGA, thereby increasing the density of the VoIP/VoN solution. This article explores the design aspects of a VoIP system using this architecture.

Reprinted with permission from CompactPCI Systems / July-August 2004. Article © OpenSystems Publishing.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page