Verification efficiency is the latest topic being discussed among engineers and EDA vendors. In order to work smarter, engineers can make improvements to the overall verification process, by automating best practices rather than focusing on incremental speed improvements in individual point tools.
This article describes how engineers doing ARM SoC verification can be more efficient through automated process solutions based on a single, reconfigurable verification system, applications, and an unified methodology to allow engineers to execute hardware and software tests with a flexible mix of performance and debugging.
Reprinted in its entirety from ARM IQ Vol. 3, No. 2
Cadence supplies electronic design technologies and engineering services used to manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer... Read More
ARM is the industry's leading provider of 16/32-bit embedded RISC processor solutions. The company licenses its high-performance, low-cost, power-efficient RISC processors, peripherals, and system-chip... Read More
Technical Paper
0
0
Download to Print
Add to bookmarks
0 comments
write a comment