datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register | Benefits

Complex SoC Verification Designed for Reuse

Authored on: Feb 11, 2005 by Andy Nightingale, John Pierce

Technical Paper

0 0
More InfoLess Info
There is little argument today that when SoC designers look across their development cycle, the greatest obstacle they see to improving efficiency and shortening time-to-market is system verification. The growing complexity of designs, their rising software content, relentless performance increases, and the complex interaction of functional blocks are all contributing to the problem.

The key to improving designer productivity is reducing the amount of time designers spend in test creation and design verification, which can be done with extensive reuse of components and tests. This article will explore a new methodology for reuse and scaleability of SoC components and tests. It will highlight the key components in this new verification methodology and how design teams can use the SystemC verification library to take advantage of this new approach to verification reuse.

Reprinted in its entirety from ARM IQ Vol. 3, No. 3

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page