Design Con 2015
Welcome Guest Log In | Register

Minimizing Interrupt Response Time

Authored on: May 16, 2005 by David Kleidermacher

Technical Paper

0 0
More InfoLess Info
This article will describe how a minimal yet guaranteed worst-case interrupt response time can be achieved in any type of electronic product, from simple control applications to the most complex, multi-process, I/O-intensive systems. We focus on minimizing response time for the highest priority interrupt (since lower priority interrupts may be delayed by it).

Reprinted in its entirety from ARM IQ Vol. 4, No. 1, 2005

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page