Hardware-assisted Verification for the Efficient Validation of Multiprocessor-based Designs
The use of multiple processors in SoC designs is gaining momentum as single-processor solutions hit their limits in terms of performance and bandwidth. As this trend continues to gain traction, the challenges faced in verifying these multiprocessor environments also increases, thus creating a need for new types of effective verification solutions.
In this article, a targeted approach is introduced using hardware-assisted verification. This approach provides designers with an accurate and high-performance solution for the efficient verification of multiple processor SoC designs.
Please disable any pop-up blockers for proper viewing of this paper.