ESC
Welcome Guest Log In | Register

USB 2.0 Board Design and Layout Guidelines

Authored on: Jan 17, 2008

Technical Paper / Application Report

0 1
More InfoLess Info

This application report discusses schematic guidelines for designing a universal serial bus (USB) system. Topics include clock device interface signals, power flow, differential twisted pair signals, and external crystal circuits. The report also describes in detail specific guidelines for USB physical layer (PHY) layout and the IEC electrostatic discharge (ESD) Stressing Test modes and test types.

View
 
1 comment
write a comment

Randy Dawson Posted Mar 23, 2015

I refuse to sign up to read a paper, written by a semiconductor manufacturer, and most certainly to promote their producs.

reply

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page