datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

Efficient Debugging Methods In Co-Verification

Authored on: Mar 21, 2007 by Jatinder Verma and Lalan Mishra

Technical Paper / Conference Paper

0 0
More InfoLess Info

With rapid advancements in the field of embedded systems, hardware and software of smart products are merging with each other more cohesively than ever before. The result is having the software as an integral part of the system-on-chip family of silicon devices. Co-simulation and verification therefore become a necessity in meeting stringent deadlines for time-to-market. This paper focuses on some of the efficient techniques of debugging in such environments.



Please disable any pop-up blockers for proper viewing of this paper.

0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page