datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech
Welcome Guest Log In | Register

RISC-DSP: An Exploration into the How's and Why's

Authored on: Oct 24, 2007 by George Wall and Sam Rosen

Technical Paper / Conference Paper

0 0
More InfoLess Info

Today's high-end digital signal processing (DSP) products demand both efficient execution of control code and high-performance execution of DSP algorithms. For example, Voice over Internet Protocol (VoIP) applications require IP stack management, a classic reduced instruction set computer (RISC) function, in addition to speech coding and echo cancellation. RISC-DSPs—new architectures that add DSP capabilities to conventional RISC processors—have emerged as a solution for such applications.

This paper describes how powerful DSP features can be integrated into a RISC architecture to meet application requirements. The power of the RISC-DSP architecture is illustrated through the use of an FIR programming example, which will show how the FIR's performance is improved by the introduction of DSP extensions to the RISC ISA.

View
 
0 comments
write a comment

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page

×

Please Login

You will be redirected to the login page